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Abstract—A novel simple and effective autonomous 
current-sharing controller for parallel three-phase inverters is 
proposed in this paper. The proposed controller provides faster 
response and better accuracy in contrast to the conventional 
droop control, since this novel approach does not require any 
active or reactive power calculations. Instead, a 
synchronous-reference-frame (SRF) virtual impedance loop and 
an SRF-based phase-locked loop are used. Stationary analysis is 
provided in order to identify the inherent mechanism of the direct 
and quadrature output currents in relation to the voltage 
amplitude and frequency with different line impedances by means 
of the system transfer functions. Comparison experiments from 
two parallel inverters are presented to compare the control 
performance of the conventional droop control and the proposed 
control with different line impedances. In addition, experimental 
results from a setup with three parallel 2.2 kW inverters verify the 
effectiveness of the proposed control strategy in different 
scenarios.   
 
Index Terms—Parallel inverters, synchronous reference frame, 
phase-locked loop, virtual impedance, droop control. 
  
I. INTRODUCTION 
ROOP control method has been widely used in the last 
decade as the decentralized control of parallel converters 
in several applications such as parallel redundant 
uninterruptible power supplies (UPS) to avoid critical 
communication among units, distributed power systems, 
microgrids (MGs), and so forth [1]-[12]. This well-known 
control technique aims to proportionally share active and 
reactive powers which adjusting frequency and output voltage 
amplitudes of each inverter locally in order to emulate the 
behavior of a synchronous generator [3]. Although this 
technique only requires local information, it presents a number 
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of stability issues that have been solved along the literature 
[4]-[7].  
One of the main problems is that the droop coefficients 
which regulate frequency and amplitudes are basically 
proportional terms, so that in order to increase their range of 
values for improving system dynamics, derivative terms were 
added [13]-[16]. Unlike the conventional droop controllers 
which yield 1- dimension of freedom (DOF) tunable control, 
the improved droop controllers yield 2-DOF tunable control. 
Subsequently, the dynamic performance of the system can be 
adjusted to damp the oscillatory behavior of the power sharing 
controllers without affecting the static droop gains. 
Another issue with regards to conventional droop is that the 
frequency and voltage are respectively related to active and 
reactive power when the output impedance of the generator is 
mainly inductive, e.g. induction generators. Hence, by using the 
droop method, the power sharing performance is affected by 
the output impedance of the distributed generation (DG) units 
and the line impedances. However, the output impedance can 
be fixed by means of a fast control loop named virtual 
impedance in an inverter [17], [18]. In this sense, the output 
impedance can be treated as another control loop which 
enforces the inverter to behave in accordance to the 
inductance-to-resistance ratio (X/R) line impedance, e.g. 
mainly resistive in case of low voltage networks [19].  
In case of resistive lines and/or virtual impedances, the active 
power is controlled by the inverter voltage amplitude, while the 
reactive power flow is dominated by the angle, so that it can be 
controlled by the frequency of the system [20]-[24]. In this 
sense, the active power-voltage (P-V) droop control needs to be 
used instead of the conventional active power-frequency (P-f) 
droop control, which is contrary to the conventional electrical 
transmission systems or induction generation dominated 
systems. 
Several control methodologies with different 
implementations for conventional droop controller have been 
also proposed [25]-[28]. A Q – V dot droop control method is 
mostly used to improve reactive power sharing [29]. 
Based on the abovementioned issues, a control architecture 
based on a virtual resistance, P-V and Q-f droops is used for 
dealing with the autonomous operation of parallel connected 
inverters [20], [30]. However, this approach has the inherent 
drawback that it needs to calculate instantaneous active and 
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reactive powers and then average them through low-pass filters 
(LPF) whose bandwidth deteriorate the system transient 
response [15]. Even in three phase systems that the active and 
reactive power can be calculated by using the instantaneous 
power theory, a post-filter processing is necessary in order to 
completely remove the distorted power components [31]. 
Furthermore, in a practical situation, the load sharing 
performance of the conventional droop control is degraded 
when short lines with small impedance are used, especially in 
low voltage networks. In this case, a small deviation in voltage 
frequency and amplitude will result in large power oscillation 
and even instabilities [32]. The drawbacks of droop control can 
be summarized as listed below: 
• Slow dynamic response: Since it requires LPFs with 
reduced bandwidth to calculate the average values of 
the active and reactive powers both in islanded and 
grid-connected modes. 
• Active/reactive power coupling. 
• Slow responses when active/reactive power sharing 
ratios are suddenly changed. 
• Performance is serious affected by the line impedance. 
• Complex design. 
• The power sharing could be degraded if the sum of the 
output impedance and the line impedance is 
unbalanced. 
Another possible solution is the combination of current 
sharing control and power droop control techniques. A 
voltage-power droop/frequency-reactive power boost 
(VPD/FQB) control scheme which allows multiple voltage 
source converters (VSCs) to operate in parallel in MGs and to 
share a common load power in proportion to a predetermined 
ration is presented in [33], [34]. In [33], an additional virtual 
resistance loop is necessary since the inverter output impedance 
cannot be equal to zero due to the PI controller in voltage 
control loop. A decentralized control for redundant parallel 
connection of multiple UPS using only current sensors is 
proposed [35], [36]. The active and reactive components of 
output current are used instead of active and reactive power to 
mimic the droop control, while the LPFs are still necessary. A 
novel piecewise linear V-I droop controller has been proposed 
to exploit the flexibility and fast dynamics of the inverter-based 
distributed energy resources [37], however a global positioning 
system (GPS) signal as the communication is used to 
synchronize each DG unit and allow for constant frequency 
operation. A voltage and frequency droop control based on 
mixed voltage and current source concept and finite output 
impedance emulation for single phase inverter based low 
voltage grid has been proposed [22], [38]. This method can 
provide not only wireless parallel operation control, but also 
has the capability of mitigation of voltage harmonics and 
short-circuit behavior as it takes the R to X line impedance ratio 
into account. However, this control approach is complex, since 
a Kalman filter estimator and a linear quadratic regulator are 
required. 
To cope with all the aforementioned, a simpler and faster 
controller is proposed in this paper, which consists of a 
synchronous-reference-frame (SRF) virtual impedance loop, an 
SFR phase-locked loop (PLL) and a proportional-resonant (PR) 
controller in voltage control loop. The proposed control 
strategy provides both instantaneous current sharing and fast 
dynamic response for paralleled voltage controlled inverters 
(VCIs). The virtual resistance loop which contains a d-axis 
virtual resistance loop and a q-axis virtual resistance loop is 
used to achieve direct and quadrature load currents sharing 
separately among three-phase inverters. The concept is derived 
from the current-sharing control schemes already used in dc 
paralleled converters [39]-[42]. In contrast with the 
conventional droop control, there is no need to calculate 
active/reactive powers. An additional PLL is needed to adjust 
the phase of the voltage reference and ensure the 
synchronization among the paralleled VCIs. The paper is 
organized as follows. Section II reviews the conventional droop 
control principle. Section III analyzes the current flow when 
virtual resistive impedance in the stationary reference frame is 
used. Section IV introduces the proposed control structure and 
the control principle. Section V presents the inherent droop 
characteristic and coupling analysis of the proposed control 
with different line impedances. Experimental results are shown 
in Section VI in order to evaluate the feasibility of the proposed 
approach and to compare the control performance with the 
conventional droop control. Section VII concludes the paper. 
Finally, the appendix provides the derivative process of the 
mathematic equations. This paper is the first part of a two-part 
paper focusing on the control principle and steady state 
performance analysis. The second part of this paper deals with 
the small-signal state-space models and stability analysis of the 
proposed parallel-VCI-based system.  
II. REVIEW OF THE DROOP CONTROL PRINCIPLE 
Fig. 1 shows the equivalent circuit of a two-paralleled 
inverter system including generated voltages (  and ), 
output impedances (  and ), virtual impedances (
1virZ
→  
and 
2virZ
→ ), output voltage (  and ) and line impedances (
 and ) of each inverter. It can be considered as a 
subset of distributed power network operating in autonomous 
islanded mode. 
The phase differences between the output voltage (ϕ
 
gn)  and 
the point of common coupling (PCC) voltage (ϕ
 
bus),  as well as 
the amplitude of equivalent impedance ( ), which 
consists of inverter output impedance ( ), line 
impedance ( ), and virtual impedance ( virn virnZ ϕ∠ ), 
are considered in this study. The active and reactive power 
output can be derived as: 
 
2 cos cos( )gn n gn bus gn bus n
n
n
V V V
P
Z
ϕ ϕ ϕ ϕ− − +
=    (1) 
 
2 sin sin( )gn n gn bus gn bus n
n
n
V V V
Q
Z
ϕ ϕ ϕ ϕ− − +
=    (2) 
 
In traditional power systems, the equivalent impedances 
between the paralleled inverters present high X/R ratio. The  
1gV
→
2gV
→
1oZ
→
2oZ
→
1oV
→
2oV
→
1lineZ
→
2lineZ
→
n nZ ϕ∠
on oZnZ ϕ∠
linen linenZ ϕ∠
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Fig. 1.  Equivalent circuit of a parallel inverter system with virtual resistances. 
 
active power ( ) can be adjusted with the voltage angle (ϕ
 gn), 
and reactive power ( ) can be regulated with voltage 
amplitude (Vgn) separately. Based on this power flow analysis, 
the droop control law can be expressed as: 
 
       (3) 
       (4) 
 
where  and  are the normal angular frequency and output 
voltage amplitude, respectively,  and  are the droop 
coefficients. 
However, the load sharing performance of the conventional 
droop control is degraded in a practical situation when using 
short lines with small impedances, especially in low voltage 
networks. Output power (  and ), output voltage 
amplitude and frequency are coupled, because 
[ ]sin( ) / ( ) /on bus n on bus nZ Zϕ ϕ ϕ ϕ− ≈ −  cannot be neglected 
when 0n busϕ ϕ− ≠  or nZ  is too small, that may result in 
imprecise power control. Furthermore, the stability problems 
would arise for conventional droop controlled systems with 
small equivalent line impedance , since small frequency or 
voltage amplitude deviations can result in large power 
oscillations. 
III. CURRENT FLOW ANALYSIS 
Each inverter in Fig.1 can be modeled by a two-terminal 
Thévenin equivalent circuit in Laplace as follows: 
 
[ ](s) (s) (s) (s) (s) (s) (s)bus n refn on linen virn onV G V Z Z Z I= − + +  (5) 
 
where (s)refnV  is the output voltage reference; ( )nG s  is the 
voltage gain. The inner current and voltage loops are 
responsible for minimizing ( )onZ s , i. e. by using a proportional 
+ resonant (PR) controller tuned at the line frequency. In this 
sense, ( )onZ s  is approximately equal to zero, whereas (s)nG  is 
equal to 1 at the resonant frequency of PR controller. 
Considering that ( )linenZ s  is practically very small in low 
scale systems such as low voltage MGs, (s)virnZ  becomes the 
predominant component. Thus, (5) can be simplified as:  
 
(s) (s) (s) (s) (s)bus n refn virn onV G V Z I= −                 (6) 
 
When only virtual resistance is adopted, an equivalent 
Thévenin circuit can present the closed loop inverter, as  
(s) (s)n refnG V
virnR (s)onI
(s)busV
 
Fig. 2.  Equivalent Thévenin circuit of closed-loop inverter. 
 
2θ
1θ
2 2oq virqI R
1 1oq virqI R
2 2od virdI R 1 1od virdI R
q
d
2V
→
Δ
1V
→
Δ
 
Fig. 3.  Vector diagram of the concept. 
 
illustrated in Fig. 2. The voltage difference between the 
generated voltage and common bus voltage at the line 
frequency can be expressed in dq reference frame as follows:  
refn bus odn virdn oqn virqnV V I R jI R
→ →
− = +      (7) 
 
where odnI  and oqnI  are the d and q-axis components of output 
current, respectively.  
In this case, because the voltage reference phasor ( refV
→
) and 
common bus voltage phasor ( busV
→
) are identical for each DG 
unit, the different values of virdR  and virqR will result in 
different voltage drop that will cause different current output 
vectors ( ), as shown in Fig. 3. The relationship of odI , oqI , 
virdR  and virqR  can be generalized and expressed for number N 
of converters as follows: 
 
   (8a) 
    (8b) 
 
The d- and q-axis output currents odI  and oqI  of the 
paralleled inverters are inversely proportional to the 
corresponding virtual resistances. Therefore, the direct and 
quadrature currents output of each inverter can be regulated 
independently by adjusting the virtual impedances based on 
different power rates, commands from energy management 
system (EMS) or other superior control loops.  
Furthermore, the active and reactive power output sharing 
strategy among the paralleled inverters can be obtained from (8) 
by multiplying the voltage reference. Hence, considering that 
the voltage references (Vref) of each inverter are equal, the 
active and reactive power output will also be properly shared 
based on the virtual resistances, as shown in (9): 
 
1 1 2 2o vird o vird oN virdNP R P R P R= = =…     (9a) 
1 1 2 2o virq o virq oN virqNQ R Q R Q R= = =…     (9b) 
nP
nQ
* *( )n n p n nk P Pωω ω= + −
* *( )n n qV n nV V k Q Q= + −
*
nω
*
nV
pk ω qVk
nP nQ
nZ
oI
→
1 1 2 2 ...od vird od vird odN virdNI R I R I R= = =
1 1 2 2 ...oq virq oq virq oqN virqNI R I R I R= = =
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where onP  and onQ  are the active and reactive power output of 
inverter #n. 
IV. PROPOSED AUTONOMOUS CURRENT-SHARING 
CONTROLLER 
Follow the above analysis, a simpler and faster controller is 
proposed in this paper. The novel control strategy is shown in 
Fig. 4(b). Compared with the improved droop controller in Fig. 
4(a), the droop controller could be replaced by a novel 
controller which comprises of an SRF-PLL and a virtual 
resistance loop in SRF. 
 
A. Configuration of the proposed controller 
The power stage consists of a three-leg three-phase inverter 
connected to a DC link, loaded by an Lf-Cf filter, and connected 
to the AC bus through a power line (Zline). Indeed, the proposed 
control strategy can also be extended to single-phase systems. 
The main difference between the single-phase systems and 
three-phase systems is that the orthogonal voltage system in 
single-phase systems needs to be generated by an extra control 
loop [43], [44]. 
The controller including an SRF-PLL, a virtual resistance 
loop (Rvird and Rvirq), a DC link voltage feed-forward loop, and 
the conventional PR inner voltage and current controllers (Gv 
and Gi) generates a PWM signal to drive the IGBT inverter 
gates. Inductive currents and capacitor voltages are transformed 
to the stationary reference frame ( Li αβ  and cv αβ ). Output 
currents are transformed to the SRF ( odqi ). The direct and 
quadrature output currents are independently controlled by the 
virtual impedance loop in dq axis. The inner voltage and current 
loops are implemented in αβ  reference frame since the PR 
controller can deal with both positive and negative sequence 
voltage when the negative sequence voltage and current appear. 
Fig. 5 shows the simplified proposed control block diagram, 
which includes the three-leg three-phase inverter, Lf-Cf filter, 
line impedance, virtual impedance loop, the PLL and the inner 
voltage and current control loops. 
The closed loop transfer function Tplant (s) can be described as 
follows: 
 
( )
( )
( ) 1 ( ) ( )
1 ( ) ( ) ( ) ) )
(
( (
)
) (
o
ref
Lequ line
Lequ line vir Lequ
pla
o
nt
V s
V s
G s G s Z s
G s Z s G s G s s
T s
G s Z
⎡ ⎤+⎣ ⎦
=
+ + +
=
(10) 
being 
2
( ) ( )( )
( ( ) )s 1 ( ) ( )
v i PWM
f f f i PWM f v i PWM
G s G s KG s
L C s rC G s K C G s G s K
=
+ + + +
2( ) ( ( ) )s 1 ( ) ( )
f
o
f f f i PWM f v i PWM
sL r
Z s
L C s rC G s K C G s G s K
+
=
+ + + +
2 2( )
iv
v pv
c
K sG s K
s ω
= +
+
, ( )i piG s K= ,
1 1( )Lequ
Lequ Lequ
G s
R sL
= +  
( )line line lineZ s R sL= + , ( ) virqvirdvir
Lequ Lequ
RRG s
R sL
= +
 
 
where G(s) presents the tracking performance of the output 
voltage following the voltage reference, ( )oZ s  is the 
equivalent output impedance of the inverter, ( )lineZ s  is the line 
impedance, lineR  is the line resistor, lineL  is the line inductance, 
( )LequG s  is the equivalent load admittance, LequR  is the 
equivalent resistor, LequL  is the equivalent inductance, o( )V s  is 
the output voltage, ( )refV s  is the reference voltage, o ( )i s  is the 
output current, ( )vG s  is the PR voltage control loop, ( )iG s  is 
the proportional current control loop, PWMK  is the gain of three 
phase inverter, fL , fC  and r are the inductor, capacitor, and 
inductor ESR of LC filter respectively, pvK  and ivK  are the 
proportional and integral coefficients of voltage control loop, 
cω  is the resonant frequency of the PR voltage control loop, 
piK  is the proportional coefficients of current control loop, 
virdR  and virqR  are the d-axis and q-axis virtual resistors.  
The detailed derivative process is provided in the Appendix. 
 
B. Control Principle  
The proposed controller supplies a reference voltage to the  
Li αβ
( )iG s ( )vG s
fL
PWM
dclink
n
dcv fC
÷
x
abc
αβ
abc
αβ
abc
dq
ov αβ
ci
Li
refv
generator
abc
dq
AC bus
lineZ
oabci
Inner loop
INVERTER I
lineZ
...
s
s
INVERTER II
Droop CONTROL
odqi
θ
αβ
dq
dq
αβ
/P Q
odqv
1
s
ω
virZ
Droop controller
refv
PQ
Virtual impedance
m
n
*ω
*V
oi
loadZ
Li αβ
( )iG s ( )vG s
fL
PWM
dclink
n
dcv fC
÷
x
abc
αβ
abc
αβ abcαβ
ov αβ
ci
Li
refv
generator
refv
αβ
dq
abc
αβ
AC bus
lineZ
SRF virtual impedance loop
oabci
odi
oqi
Inner loop
INVERTER I
lineZ
...
s
s
INVERTER II
PROPOSED CONTROL
virqR
αβ
dq
virdR
oi αβ
vαβΔ
abc dq
PI
PLL
1
s
baseω
θ
θ
oi
loadZ
 
(a)                                                                                                                                 (b) 
Fig. 4.  Control structure comparison between (a) the conventional droop control and (b) the proposed control method.
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Fig. 5.  Simplified control block diagram. 
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Fig. 6.  Bode diagram of the system transfer function. 
 
inner loop. The voltage reference refV
→
is generated by 
combining the amplitude reference (|Vref|) and the phase 
generated (θ ) by the PLL.  
Even though the PLL is trying to synchronize the inverter 
with common AC bus, in case of supplying reactive loads, the 
quadrature current flowing through the virtual resistance will 
produce an unavoidable quadrature voltage drop, which will 
cause an increase in PLL frequency. In other words, the PLL 
will compel the inverter to be stabilized at a frequency point 
with zero phase delay (ZPD) obtained from the system transfer 
function. The frequency of ZPD is affected by the quadrature 
current as shown in Fig. 6. Thus, the mechanism inherently 
endows an  droop characteristic in each inverter. 
Similarly, in case of supplying active loads, the direct current 
flowing through the virtual resistance will drop the direct 
voltage, causing a decrease in the output voltage amplitude. 
Hence, a droop characteristic is also imposed by the virtual 
resistance adapting the amplitude of output voltage, which 
endows to the system an Iod – V droop characteristic. 
Moreover, the settling time can be considerably improved 
because the proposed controller does not require any power 
calculation. The bandwidth of the PLL can be designed through 
the linearized model [45], [46] to be higher than the bandwidth 
of the LPF that is used for PQ calculation purposes in the  
 
Fig. 7  Bode diagram of the PLL (red line) and the LPF (blue line) 
 
conventional droop controller [47]. The cutoff frequency of the 
LPF in the power droop control loop is usually preassigned to 
30 rad/s to obtain the average power while avoiding undesirable 
interaction [45], [46]. The bandwidth of the PLL in the 
proposed control is 1100 rad/s when kp_PLL and ki_PLL are equal 
to 1.4 and 1000 respectively. The Bode diagram is shown in 
Fig. 7. However, the fastest transient response of PLL should be 
almost equal to the transient response speed of the inner voltage 
control loop to ensure the system stability. 
V. INHERENT DROOP CHARACTERISTIC AND COUPLING 
ANALYSIS 
Considering the inherent mechanism of  with voltage 
amplitude and with frequency, two virtual resistances Rvird 
and Rvirq are employed to share the quadrature and direct load 
currents among the inverters individually. 
 
A. sharing 
When the inverters and loads all connect to the common AC 
bus, the proposed controller will make the system stable at a 
frequency-stable operation point which may has a small 
deviation from 50 Hz. The small deviation is determined by the 
function of PLL, Rvirq and . The frequency-stable operation 
should be the cross zero point of the phase-frequency 
characteristics of the closed-loop transfer function of the 
system, as depicted in the dashed part in Fig. 5. 
Therefore, the parallel inverters will operate on the same 
system frequency, but with different phase angles that depend 
on the output quadrature current and q-axis virtual resistance 
value. 
 Based on (10), as s jω= , the relationship of virdR , virqR , 
odI , oqI  and angular frequency ( ) can be calculated based 
on  
tan ( ) 0plantarc T jω⎡ ⎤ =⎣ ⎦ D         (11) 
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In order to analyze the relationship of ,  and , 
  and  are preset to a fixed value. The relationship of 
,  and  with different line impedances is shown in 
Fig. 8. Figs. 8 (a.1) and 8 (b.1) show the relationship with zero 
line impedance. Figs. 8 (a.2) and 8 (b.2) describe the 
relationship with resistive-inductive line impedance (Lline = 1.7 
mH, Rline = 1 Ω). Figs. 8 (a.3) and 8 (b.3) present the 
relationship with purely inductive line impedance (Lline = 1.8 
mH). The inherent mechanism of the proposed oqI ω−  droop 
controller with different line impedances are depicted in Figs. 8 
(b.1), 8 (b.2) and 8 (b.3). Fig. 8 indicates that the line 
impedances in this range barely have effect on the relationship 
of ,  and , as well as oqI ω−  droop characteristics. 
This is because the influence of the inductive line impedance in 
this range has been compensated by the virtual resistors. As 
observed in Figs. 8 (b.1), 8 (b.2) and 8 (b.3), the quadrature 
current sharing among the parallel inverters can be adjusted by 
regulating the q-axis virtual resistance ratio. 
By contrast, the relationships of variables ,  and  
with different line impedances are derived by assigning  
and  to certain values. The relationships of ,  and 
 with zero, resistive-inductive, and purely inductive line 
impedance are shown in Figs. 9 (a.1) to 9 (a.3) respectively. 
Additionally, Figs. 9 (b.1), 9 (b.2) and 9 (b.3) are obtained by 
assuming  to different values based on the relationships of 
, and  under different line impedance conditions. 
As observed from Figs. 9 (b.1) to 9 (b.3), the influence of 
direct output current on angular frequency changes by an 
exponential dependence when it getting closer to the resonance 
frequency of PR controller, which means that the impact of 
 and  on  can be neglected. 
B.  sharing 
In order to share active loads, the parallel inverters will have 
different output voltage amplitude deviations from the voltage 
amplitude reference , which depend on the output direct 
current and d-axis virtual resistance value of each inverter. 
The voltage drop ( ) can be divided into two parts as 
follows: 
 
'
01 (j )od vird ref plantV I R V T ω⎡ ⎤Δ = + −⎣ ⎦     (12) 
 
where the '0ω  is the angular frequency of frequency-stable 
operation point. 
The first part of (12) is the product of d-axis virtual 
resistance  and direct current output , which 
dominantly affects the output voltage amplitude drop. The 
second part of (12) is caused by the magnitude attenuation of 
closed-loop transfer function which results from the small but 
nonlinear frequency deviation due to the characteristic of PR 
controller. However, as discussed above, the system frequency 
will be stable and the deviations among the parallel inverters 
will be equal to each other, that is, the voltage deviations 
resulting from the second part of (12) are also the same among 
inverters. Therefore, the influence on the deviations can be 
neglected. Thus, the per-unit value of output voltage amplitude 
can be derived from (10) as follows: 
 
   (13) 
 
The parameters of  and  are fixed to analyze the  
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(a. 1) (a. 2) (a. 3) 
 
(b. 1) 
 
(b. 2) (b. 3) 
Fig. 8.  The relationship of ,  and  with different line impedances. (a) The relationship of ,  and  with different line impedances, (b) The 
relationship of  and  when Rvirq=1Ω/2Ω with different line impedances. 
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Zero line impedance Resistive-inductive line impedance Inductive line impedance 
 (a. 1) 
 (a. 2)
 (a. 3) 
 
(b. 1)   (b. 2)
 
(b. 3) 
Fig. 9.  The relationship of Rvird, , and  with different line impedances. (a) The relationship of Rvird, , and  with different line impedances, (b) The 
relationship of  and  when Rvird=1Ω/2Ω with different line impedances respectively. 
 
relationship of ,  and . The relationship of , 
 and  with zero, resistive-inductive, and purely inductive 
line impedances line impedance are shown in Fig. 10. As it can 
be seen that the line impedances in the certain range barely have 
effect on the relationship of ,  and . Figs. 10 (b.1) to 
10 (b.3) shows the inherent  droop mechanism of the 
proposed controller under different line impedance conditions. 
As observed, as the output direct current  increases, the 
voltage amplitude  decreases with different ratio 
corresponding to different  values. Thus, the direct current 
sharing among the parallel inverters can be adjusted by 
regulating the d-axis virtual resistance ratio. 
Similarly, ,  are fixed to analyze the effect of 
frequency deviation on the voltage amplitude  with different 
line impedances. The relationships of ,  and  with 
zero, resistive-inductive, and purely inductive line impedance 
are shown in Figs. 11 (a.1) to 11 (a.3) respectively. Figs. 11 (b.1) 
to 11 (b.3) indicate that the relationship oV ω−  almost immune 
Zero line impedance Resistive-inductive line impedance Purely inductive line impedance 
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V o
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.u
.)
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Rvird (Ω)
 (a. 3) 
 
(b. 1) 
 
(b. 2) (b. 3) 
Fig. 10.  The relationship of ,  and  with different line impedances. (a) The relationship of ,  and  with different line impedances, (b) The 
relationship of  and  when Rvird=1Ω/2Ω with different line impedances respectively. 
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to both  and different line impedances. The effects of 
 and  on  are nonlinear but quite small in 
comparison with the voltage drop caused by adjusting  
and . Considering that the voltage drop caused by , is 
approximately the same in each inverter, it can be neglected. 
Consequently, it can be observed a very well decoupling 
between Iod and Ioq for a large set of X/R ratios (from purely X to 
purely R). 
 
C. Virtual impedance design 
The virtual impedances in the proposed control loop are used 
to generate the direct and quadrature voltage deviations by 
multiplying the direct or quadrature currents separately. The 
direct and quadrature voltage deviations are used to 
automatically adjust the amplitude and phase angular of 
inverter output voltage. Given that virtual impedances induce 
output voltage and frequency deviation, they should be chosen 
to ensure that the voltage and frequency deviations are in the 
permissible range. For example, the maximum voltage 
deviation (ΔVmax) is 10%, while the maximum frequency 
deviation (Δfmax) is 0.5 Hz in a low voltage network. 
The relationship between the maximum voltage magnitude 
deviation ΔVdmax and Iod can be derived as follows: 
 
maxd vird odV R IΔ = ⋅         (14) 
 
In an extreme case, the inverter is assumed to supply only 
active current. (1) can be presented as follows: 
 
max _ max _maxvird odV R IΔ = ⋅       (15) 
 
where, _ maxodI  is the maximum d-axis current of the inverter.  
Thus, the upper limitation of the d-axis virtual resistor can be 
described as follows: 
 
max
_ max
_
vird
o rate
VR I
Δ
=        (16) 
 
Similarly, in an extreme case, the inverter is assumed to 
supply only reactive current. The relationship between the 
maximum angular frequency maxω , quadrature output current 
Ioq and Rvirq can be derived from (11), as expressed in (17): 
 
_ maxvirq
n
n
umR
de
=         (17) 
 
being: 
2
max max max
2
max
2 2 2
_ max max max
2 2
2
2 2 2
x
2
m
2
a
)( [ (1
( )(
[ (
)
)]
)
( )]2
ref o iv f f
f pv pi PWM o
oq pi PWM iv pv
pv o o
num V K C L
C K K K r
I K K K Ken
K
d
ω ω ω ω
ω ω
ω ω
ω ω ω
= − +
+ + −
+
+ −
=
,  
where refV  is the voltage reference magnitude, oω  is the 
fundamental frequency, PWMK  is the gain of three-phase 
inverter, and _ maxodI  is the maximum d-axis current output of 
the inverter. 
This relationship is more complex than the relationship of 
ΔVdmax, Iod_max and Rvird_max because the frequency of the 
proposed system is affected not only by the virtual resistance 
and quadrature current but also by the PR voltage control loop. 
Based on (17), the maximum q-axis virtual resistance can be 
calculated.  
On the other hand, another functionality of the virtual  
Zero line impedance Resistive-inductive line impedance Purely inductive line impedance 
(a. 1)  (a. 2)  (a. 3) 
 (b. 1) 
 
(b. 2) 
 
(b. 3) 
Fig. 11.  The relationship of ,  and with different line impedances. (a) The relationship of ,  and  with different line impedances, (b) The 
relationship of  and  when Rvirq=1Ω/2Ω with different line impedances respectively. 
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(b) 
 
Fig. 12.  The relationship of Ioq and ω  when the line impedances are equal to 
the maximum values. (a) Lline is equal to 6 mH, (b) Rline is equal to 15 Ω. 
 
resistance is to compensate the effects of line inductance. Thus, 
the virtual resistor should not too small to predominate over the 
output impedance of the converter. 
D. The limitations of the line impedance 
The limitations of the line impedance depend on the control 
loop parameters, the virtual impedance and electrical 
parameters. In this case, if the Rvird and Rvirq are both equal to 2 
Ω, the maximum inductive line impedance and the maximum 
resistive line impedance that are able to maintain the steady 
state operation of the proposed parallel-inverter based system 
can be calculated by (11). The maximum inductive line 
impedance and the maximum resistive line impedance are 
approximately 6 mH and 15 Ω respectively. The proposed 
 and oqI ω−  droop characteristics will present 
non-linear when the line impedance over the limitations, as 
illustrated in Fig. 12. 
In general, the proposed control strategy can provide good 
control performance over a wide range of line impedance which 
is hard to achieve by previously developed control strategies.  
VI. EXPERIMENTAL RESULTS 
An islanded experimental MG setup, which consists of three 
Danfoss 2.2 kW inverters, a real-time dSPACE1006 platform, 
LC filters, line impedance, resistive load and resistance 
-inductance load has been built according to Fig.1, as shown in 
Fig. 13. The switching frequency is set to 10 kHz. The electrical 
setup and control system parameters are listed in Table I. 
Different scenarios have been considered to test the 
performances of the proposed controller. In addition, a two 
parallel-inverters system has been used to compare and 
evaluate the performance of the proposed control approach 
Resistive load 1
Inductive load
Line 
impedance
Resistive load 2
Line 
impedance
Danfoss Inverters
dSPACE 1006
 
Fig. 13.  Experimental setup. 
TABLE I 
POWER STAGE AND CONTROL SYSTEM PARAMETERS 
 Parameters Value  Description 
DG Inverter 
and output 
filter 
Vdc DC voltage 650 V 
VMG MG voltage 311 V 
f MG frequency 50 Hz 
fs Switching frequency 10 kHz 
Lf Filter inductance 1.8 mH 
Cf Filter capacitance 25 µF 
Lline_1 Resistive – inductive line 1 Ω + 1.7 mH 
Lline_2 Inductive line 1.8 mH 
Loads (Figs. 
16 and 17) 
Zload1 Local load 1 57+j2.83 Ω 
Zload2 Local load 2 57 Ω 
Inner Loop 
kpi Current proportional term 0.07 
Kii Current integral term 0 
Kpv Voltage proportional term 0.04 
Kiv Voltage integral term 94 
Droop 
Control 
kpP 
Active power droop 
proportional coefficient 5e-7 
kiP 
Active power droop 
integral coefficient 6e-6 
kpQ 
Reactive power droop 
proportional coefficient 1e-5 
kiQ 
Reactive power droop 
integral coefficient 0 
Rv Virtual resistance 2 Ω 
Lv Virtual inductance 8 mH 
Proposed 
Control 
Kp_PLL PLL proportional term 1.4 
Ki_PLL PLL integral coefficient 1000 
Rvird1 
d-axis virtual resistance 
(inverter 1) 2 Ω 
Rvirq1 
q-axis virtual resistance 
(inverter 1) 2 Ω 
Rvird2 
d-axis virtual resistance 
(inverter 2) 2 Ω 
Rvirq2 
q-axis virtual resistance 
(inverter 2) 2 Ω 
Loads (Figs. 
14 and 15) 
Zload Local load 1 
230+ 
j2.83 Ω 
Ztest Step up load 460 Ω 
 
with the conventional droop control. In this comparison, the 
parameters of electrical and inner voltage and current loops are 
all the same for both control methods.   
od oI V−
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A. Comparison experiment with inductive line impedance 
Fig. 14 shows the experimental results to compare the 
control performance of the conventional droop control and the 
proposed control with purely inductive line impedance which is 
equal to 1.8 mH in three different scenarios. Figs. 14 (a.1) to 14 
(a.6) shows the transient response when VCI #2 is connected to 
VCI #1 with the conventional droop controller and the 
proposed controller separately. As seen in Figs. 14 (a.1) to 14 
(a.4), VCI #1 is connected to a resistive-inductive load feeding 
around (1.16+j 0.4) A, while VCI #2 is disconnected. At 2.3 s, 
VCI #2 is connected to VCI #1, operating in parallel supplying 
a common load. The direct and quadrature currents output of 
VCI #2 are increased by 0.58 A and 0.2 A respectively, whereas 
the output direct and quadrature currents of the VCI #1 are 
decreased also by 0.58 A and 0.2 A respectively. The settling 
time is approximately 5.2 s with the conventional droop control, 
whereas the settling time is approximately 1s with the proposed 
control strategy. Notice that a small overshoot occurs due to 
small voltage error between inverters at the moment of 
connection, as shown in Fig. 14 (a.3). An offset approximately 
0.03 A of reactive current when using the droop control can be 
found in Fig. 14 (a.3) due to the unbalance between line 
impedances, which is well suppressed when using the proposed 
controller as shown in Fig. 14 (a.4). Fig. 14 (a.5) shows that 
after 1.2 s the system frequency at 49.992 Hz was restored 
closely to 49.996 Hz because of the decrease of the output 
currents with conventional droop control. As can be observed 
in Fig. 14 (a.6), the system frequency at 50.035 Hz was restored 
to50.018 Hz. All these deviations in both cases are maintained 
within the acceptable range, e.g., ±0.5 Hz. 
Fig. 14 (b.1) to 14 (b.6) shows the transient response during 
load step changes in the AC common bus. At the beginning, the 
parallel VCIs operate with same power rates. At 1.3 s, an extra 
460 Ω resistive load is connected to the common bus. The 
direct currents output of VCI #1 and VCI #2 both increase by 
0.31 A immediately to supply the needed current with 
conventional droop control and the proposed controller as 
shown in Figs. 14 (b.1) and 14 (b.2). The quadrature currents 
output of VCI #1 and VCI #2 with the conventional droop 
control deviate by approximately 0.03 A because of the 
coupling between direct and quadrature currents as shown in 
Figs. 14 (b.3). However, by using the proposed method the 
quadrature currents output of VCI #1 and VCI #2 can maintain 
their original values, being barely affected by the direct output 
current disturbances as shown in Figs. 14 (b.4). The frequency 
response to load disturbances for both VCI units is depicted in 
Figs. 14 (b.5) and 14 (b.6).  
The transient response for sudden direct currents sharing 
ratio changes between the parallel VCIs is illustrated in Figs. 14 
(c.1) to 14 (c.6). At the beginning, the VCI units parallel 
operate with a common RL load. Both the VCI #1 and VCI #2 
feeds are approximately 0.58 A of direct current and 0.2 A of 
quadrature current. At 2.3 s, the direct current sharing ratio 
between the parallel VCIs with the conventional droop control 
has been suddenly changed from 1:1 to 1:2 and then changed 
back to 1:1 at 10.6 s. As it can be seen in Fig. 14 (c.1), after 
about maximum 6 s, the output currents of the parallel VCIs are 
changed according to the new sharing ratio. Meanwhile, the 
quadrature current sharing has been affected by the changes on 
direct current sharing ratio as shown in Fig. 14 (c.3). By 
contrast, the direct current sharing ratio between the parallel 
VCIs with the proposed control approach has also been 
suddenly changed from 1:1 to 1:2 at 1.6 s and then changed 
back to 1:1 at 3.5 s. Fig. 14 (c.2) shows that the direct current 
outputs of VCIs increase immediately according to the sharing 
ratio changes and the transient response only lasts 0.2 s. 
Meanwhile, the quadrature current sharing ratio is kept constant 
via the decoupling control of the proposed controller.  
 
B. Comparison experiment with resistive-inductive line 
impedance 
Fig. 15 shows the experimental results in order to compare 
the conventional droop control and the proposed control, with 
resistive-inductive line impedance which is equal to 1 Ω plus 
1.7 mH in three different scenarios. Similarly Figs. 15 (a.1) to 
15 (a.6) show the transient response of direct currents, 
quadrature currents and frequency when the VCI #2 is 
connected to VCI #1 with the conventional droop controller and 
the proposed controller separately. Figs. 15 (b.1) to 15 (b.6) 
illustrate the transient response for load step-up changes on AC 
common bus. Figs. 15 (c.1) to 15 (c.6) present the transient 
response during sudden direct currents sharing ratio changes 
between the parallel VCIs. Both the conventional droop control 
and the proposed controller can achieve stable operation. By 
contrast, the proposed approach can endow the system with 
faster response speed, smaller overshoot and decoupling 
control. Oscillation appears in the output current and system 
frequency with the conventional droop control due to the 
resistive-inductive line impedance and the coupling between Iod 
and Ioq. 
When having almost zero line impedance, or highly resistive, 
the parallel VCIs cannot operate by using the conventional 
droop control. In contrast, excellent performance can be 
obtained by using the proposed control as shown below.  
For the rest of the tests, three parallel inverters have been 
considered to test the performances of the proposed controller 
with zero line impedance in the following scenarios. 
 
C. Hot-swap operation (zero line impedance) 
A three-parallel VCIs system sharing a linear load 
(Rload1=57+j2.83 Ω) tests have been done to test individually the 
effects of DG units connecting and disconnecting. The transient 
response of the instantaneous currents, direct and quadrature 
output currents and frequency with the proposed control are 
illustrated in Fig. 16 (a), (b) and (c), respectively. As it can be 
observed, at the beginning, the three VCI units are on parallel 
operation with same power rates. At t2 and t3, VCI #2 and VCI 
#3 are disconnected from VCI #1 separately, whereas VCI #1 is 
responsible for supplying the total current. Fig. 16 indicates that 
the output currents of VCI #2 and VCI #3 decrease to zero, 
meanwhile, the output currents of VCI #1 is increased to 7.5 A 
immediately. After the synchronization process, VCI #2 and 
VCI #3 are re-connected to VCI #1 at t4 and t5 respectively. The 
transient performance is smooth and fast that the slowest 
settling time is about 0.8s. Furthermore, the current oscillations 
are well damped. 
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Inverter connection Load step changes Ratio changes 
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 (a. 6) (b. 6) (c. 6) 
Fig. 14.  Comparison experimental results with purely inductive line impedance in different scenarios.
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Inverter connection Load step changes Ratio changes 
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Fig. 15.  Comparison experimental results with resistive-inductive line impedance in different scenarios. 
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Fig. 16.  Transient responses of DG1, DG2, and DG3 in connection and disconnection scenario with the proposed controller. (a) Instantaneous output currents of 
DG1-3, (b) Direct and quadrature output currents of DG1-3, (c) Frequency of DG1-3. 
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D. Direct and quadrature currents decoupling sharing with 
different sharing ratio (zero line impedance) 
In some cases, the parallel connected VCIs need to supply 
active and reactive currents with different rates based on 
different power rates, requirements from EMS or other superior 
control loops. A three- parallel VCIs setup sharing a common 
distributed linear load (Rload1=57+j2.83 Ω) has been built to test 
the decoupling sharing performance of direct and quadrature 
currents with different sharing ratios. As shown in Fig. 17, the 
experiment can be divided nine stages. The different stages (S1 
to S9) are described as follows: 
S1 (t1-t2): The three VCIs are on parallel operation to share 
the common load equally due to the same virtual resistances  
S2 (t2-t3): The d-axis virtual resistance (Rvird) ratio of these 
three paralleled VCIs is suddenly changed from 1:1:1 to 
1.25:1:1 at t2. Thus, the direct current output of VCI #1 is 
decreased immediately, whereas the direct currents output of 
VCI #2 and VCI #3 are all increased by the same value within 
0.1s. The change on active current does not influence on the 
quadrature currents of these three VCIs as the theoretical 
analysis. 
S3 (t3-t4): The Rvird ratio is suddenly changed from 1.25:1:1 
to 1.25:1.5:1 at t3. As observed, the output direct current of VCI 
#2 is decreased to the desired value. 
S4 (t4-t5): At t4, the paralleled system is subjected to a 50% 
step up in the q-axis virtual resistance (Rvirq) of VCI #2. Thus, 
the Rvirq ratio of these three VCIs is suddenly changed from 
1:1:1 to 1:1.5:1. As observed, the output quadrature current 
ratio becomes 1.5:1:1.5 which is the inverse proportion of the 
virtual resistance ratio as the theoretical analysis. In addition, 
the change on reactive current also does not affect the direct 
currents.  
S5 (t5-t6): The Rvirq ratio suddenly changes from 1:1.5:1 to 
1:1.5:1.75 at t5.  
S6 (t6-t7): At t6, the Rvird of VCI #1 reduces back to 2 Ω. Thus 
the output direct current sharing ratio becomes 1.5:1:1.5.  
S7 (t7-t8): At t7, the Rvirq of VCI #2 reduces back to 2 Ω. 
Hence the direct current sharing ratio becomes 1.75: 1.75:1. 
S8 (t8-t9): The Rvird ratio changes from 1:1.5:1 to 1:1:1 at t8. 
S9 (t9-t10): The Rvirq ratio changes from 1:1:1.75 to 1:1:1 at t9. 
Therefore, the output direct and quadrature currents of three 
VCIs are equal again.  
The proposed controller successfully regulates the output 
currents of paralleled VCIs to the desired value. As can be 
observed, even with different power rates, the VCI units with 
the proposed control strategy will still maintain stable operation 
and achieve the online sharing ratio change. The proposed 
controller presents large stability margin to the control 
variables Rvird and Rvirq. 
In summary, the experimental results reveal that the 
proposed control strategy does apply to low-voltage 
parallel-VCI-based system where the line impedance usually 
presents high ratio of R/X and short length because of its faster 
response speed, online sharing ratio change function, larger 
stability margin, smaller overshoot, plug‘n’play operation and 
decoupling control. In addition, the proposed control strategy 
also works well with inductive-resistive line impedance and 
small purely inductive line impedance by means of virtual  
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Fig. 17.  Transient responses of DG1, DG2, and DG3 with different sharing ratio. (a) Instantaneous output currents of DG1-3, (b) Direct and quadrature output 
currents of DG1-3, (c) Frequency of DG1-3 
.
 
resistor. The proposed  and oqI ω−  droop 
characteristics will present non-linear when the line impedance 
over the limitations. Thus, the droop control strategy should be 
applied to the high inductive system. In other cases, the 
proposed control strategy can provide superior performances. 
The prominent features of the proposed strategy compared with 
the conventional droop control are summarized in Table II. 
VII. CONCLUSION AND FUTURE WORK 
A simpler and faster controller that comprises a PLL, a 
virtual resistance loop and a PR controller in inner voltage loop 
for controlling direct and quadrature load currents separately 
among parallel three-phase inverters is developed. Based on the 
steady state characteristic analysis, by adjusting the d-axis 
virtual resistance ratio between the parallel inverters, the direct 
load current sharing can be achieved. Whereas by modifying 
the q-axis virtual resistance ratio between parallel inverters, the 
quadrature load current provided will be changed 
proportionally. The proposed control strategy does apply to 
low-voltage microgrids and islanded minigrids. In addition, it 
can also works well with inductive-resistive line impedance 
and even small purely inductive or resistive line impedance 
thanks to the use of virtual resistance. Compared with 
conventional droop control, the described method does not 
need to calculate active and reactive powers. Thus, the method 
exhibits faster transient response and better precision. 
Experimental results are included to show the excellent 
behaviour of the proposed controller. The small signal model 
and stability analysis will be presented in Part II of this paper. 
 
APPENDIX 
The detailed derivative process of (10) in Section IV is 
shown as follows. 
As indicated in Fig. 5, the closed loop includes three-leg 
three-phase inverter, Lf-Cf filter, line impedance, inner voltage 
and current control, and virtual resistance loop. 
The block diagram of the inner current and voltage loops as 
well as the LC filter is shown in Fig. A.1. 
Based on the diagram, the closed-loop transfer function can 
be written as follows: 
'
o o o( ) ( ) ( ) ( ) ( )refv s G s v s Z s i s= −    (A.1) 
being 
2
( ) ( )( )
( ( ) )s 1 ( ) ( )
v i PWM
f f f i PWM f v i PWM
G s G s KG s
L C s rC G s K C G s G s K
=
+ + + +
 (A.2) 
 
od oI V−
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TABLE II 
PERFORMANCE COMPARISON 
 
Purely inductive line impedance Resistive-inductive line impedance Zero or resistive line impedance 
P-V/Q-f 
droop Proposed control 
P-V/Q-f 
droop 
Proposed 
control P-V/Q-f droop 
Proposed 
control 
Control 
capability Yes 
Yes, but cannot work with large 
inductive line impedance Yes Yes 
No, need change to 
P-f/Q-V droop Yes 
Transient 
response Slow fast Slow fast Slow fast 
Control 
performance Good 
Good, but cannot work with large 
inductive line impedance Oscillations Good 
Good (if with P-f/Q-V 
droop) Very well 
Robustness Poor Good Poor Good Poor Good 
Control 
parameters m, n, Zvir Rvird, Rvirq m, n, Zvir Rvird, Rvirq m, n, Zvir Rvird, Rvirq 
 
( )vG s ( )IG s PWMK
1
fL s r+
1
fC s
oi
'
refv ov
Li
 
Fig. A.1  Block diagram of the dual-loop control 
 
2( ) ( ( ) )s 1 ( ) ( )
f
o
f f f i PWM f v i PWM
sL r
Z s
L C s rC G s K C G s G s K
+
=
+ + + +
 (A.3) 
2 2( )
iv
v pv
c
K sG s K
s ω
= +
+
      (A.4) 
( )i piG s K=          (A.5) 
where G(s) presents the tracking performance of the output 
voltage following the voltage reference, ( )oZ s  is the 
equivalent output impedance of the inverter, o( )v s  is the output 
voltage, ' ( )refv s  is the reference voltage of inner voltage loop, 
o ( )i s  is the output current, ( )vG s  is the PR voltage control 
loop, ( )iG s  is the proportional current control loop, PWMK  is 
the gain of three phase inverter, fL , fC  and r are the inductor, 
capacitor, and inductor ESR of the LC filter respectively, pvK  
and ivK  are the proportional and integral coefficients of 
voltage control loop, cω  is the resonant frequency of the PR 
regulator in voltage control loop, and piK  is the proportional 
coefficients of current control loop. 
To obtain the direct and quadrature load currents, the 
equivalent parallel connected resistive-inductive load can be 
represented as follows: 
 
1 1( )Lequ
Lequ Lequ
G s
R sL
= +       (A.6) 
 
where ( )LequG s  is the equivalent load admittance, LequR  is the 
equivalent resistor, and LequL  is the equivalent inductance. 
The line impedance can be expressed as follows: 
 
( )line line lineZ s R sL= +        (A.7) 
 
where ( )lineZ s  is the line impedance, lineR  is the line resistor, 
and lineL  is the line inductance. 
Hence, the closed loop transfer function Tplant(s) can be 
derived based on Fig. 5. 
( ) 1 ( ) ( )( )
( ) 1 ( ) ( ) ( ) ( ) ( ) (
( )
)
Lequ lineo
ref Lequ line vir Lequ
plant
o
G s G s Z sv s
v s G s Z s G s G s Z
s
G s s
T
⎡ ⎤+⎣ ⎦
=
+ + +
=
 (A.8) 
being ( ) virqvirdvir
Lequ Lequ
RRG s
R sL
= +  
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